Introduction
Non-uniformity is an inherent problem in most high-κ gate dielectrics [1] . As a result, the conventional MOS capacitor technique for reliability study might reflect the extrinsic phenomenon instead of the intrinsic degradation mechanism of the dielectrics. In Scanning Tunneling Microscopy (STM), with the capability of imaging the property of the high-κ and interfacial layer (IL) independently at high spatial resolution [2] , fresh areas without pre-existing defect can be identified subsequently. Electrical stressing within this area is expected to reveal the intrinsic degradation mechanism in the bi-layer dielectric gate stack. Using this STM local stressing method, we observe (1) a substantially higher trap generation rate in the high- 
Experimental
The bi-layer gate stack, consisting of 3 nm Sc 2 O 3 (top) and 4 nm La 2 O 3 on a n-Si substrate, was prepared by electron-beam vapor deposition in ultra-high vacuum (UHV) with HF-last Si surface preparation. Post-deposition anneal was done in nitrogen at 500 o C. The IL is ~1 nm thick. A UHV STM was used to study the gate stack at nanometer spatial resolution. The biasing voltage V s was applied to the substrate. STM images were obtained at a biasing condition of -4 V, 20 pA (bias set point). The tunneling current was maintained constant by a feedback circuit. The constant current image (z map) of the high-κ gate stack contains information on both film morphology and electrical properties. To examine the electrical properties of the gate stack separately, CITS was acquired by measuring the current-voltage (IV) at each pixel. Feedback was interrupted after ~20 ms (the time taken for feedback set point to stabilize) and V s was ramped from −4V to +4V at ~60 mV/ms, while tunneling current was simultaneously recorded. The tunneling current at each pixel can be combined to form a current map of the scanned area at a given voltage for identification of localized high leakage sites in the dielectric stack. Each complete CITS scan of the selected area took ~48 minutes.
Results and Discussion
Higher Trap Generation Rate in the High-κ κ κ κ Electronic trap generation can be delineated as a localized high leakage spot (bright shades) in the CITS current map. As already shown [2], due to the polarity dependence of the tunneling current, CITS image corresponding to a positive (or negative) V s can serve as sensitive monitor for trap generation in the high-κ (or IL) layer. Stress induced trap generation was monitored through the observation of localized high leakage sites in the CITS image. Image contrast was adjusted such that the top 5 th percentile of the leakage current distribution, which corresponds to the "leakiest" spots within the scanned area, appear bright.
A 50 nm x 50 nm region initially free of localized high leakage sites (i.e. no pre-existing traps) in both the high- (Fig. 1(b) ). This is because bright shades in Fig. 1(b) have been suppressed due to the generation of new leakage spots with higher leakage current at other locations upon the 5 th scan. Fig. 2 and 3 depict tunneling current distributions at −2.3V and +4V for all the 5 scans. For the former, the top 5 th percentile of the leakage current distribution remains relatively constant at ~1.5 pA for all scans. For the +4V, however, the top 5 th percentile is increased (from an initially negligibly low level; i.e. < 0.1 pA) significantly to 12 pA, accompanied by an increase in scatter, for the 3 rd and subsequent scans. Fig. 4 shows that the averaged tunneling spectrum of the 1 st scan has negligible current at positive Vs. On the other hand, the averaged IV of the bright shades [ Fig. 1 layer generally do not correspond to those in the IL. Indeed, the averaged IV corresponding to the bright shades in a negative V s CITS image is substantially lower in the positive V s , as compared to the IV corresponding to bright shades in a positive V s CITS image (Fig. 7) . These observations imply that the locations of worst-case trap generation are different in the 2 layers. Moreover, it seems that existing traps in the IL would "suppress" trap generation in the high-κ at the same locations [3] . As traps in the high- 
Summary
This STM study presents physical evidence for (1) a substantially higher trap generation rate in the high- nd and 5 th consecutive scan, respectively. Column I, II, III and IV show the topography image, the CITS image at V s = −2.3 V, +2.3 V and +4 V, respectively. The contrast of the CITS image is adjusted such that locations exhibiting tunnelling leakage within the top 5th percentile of the current distribution are shown as bright shades. This is defined as "cut-off current" and its value varies depending on the degree of degradation (i.e. trap generation). This procedure is done to locate the leakiest path within the scanned area. CITS images with a relatively uniform tunnelling current distribution appear entirely dark as a cut-off current cannot be effectively located. The selected area is initially free of leakage path (1 st scan). Leakage path is first generated in the high-κ layer (2 nd CITS, row b) then at the IL in the subsequent scans. Bright spots at the 5th scan (row c, III and IV) occur at different location compared to those of the 2nd scan (row b, III and IV). This is because new localized leakage paths of higher current are generated at different locations at subsequent scans, thus "suppressing" the appearance of old leakage paths which do not degrade further. Sequence of CITS scan The IV of the 1st scan is the average of all pixels in the scanned area. For subsequent scans, the IV of the bright shades in the CITS images shown in Fig. 1 (column II to IV) are plotted. (Fig. 1(c II) ) and +4 V (Fig. 5(c  IV) ). The white (or black) shade corresponds to localized high-leakage sites (top 5 th percentile) in the high- 
